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Introduction:
Heterostructures formed by incorporating different semiconductor materials play a vital role in the modern semiconductor world as they offer unique properties employing complementary features of each material. The distinctive electronic and optoelectronic characteristics of heterojunctions have been deployed in a wide variety of solid-state devices 1 . However, lattice matching across the interface is critical in achieving desired performance as any epitaxial distortion induces detrimental interface defect states. Van der Waals force across layered two-dimensional (2D) materials eases the heterostructure fabrication from this aspect 2 . Vertical stacking of these 2D materials opens the possibility of assembling different layers arbitrarily without any deliberation over the precision of lattice matching unlike their bulk counterparts [3] [4] [5] . Recent developments in vapor phase growth techniques facilitate the direct synthesis methods of 2D/2D vertical heterojunctions [6] [7] [8] . These 2D
heterostructures have been recently investigated for different device applications such as transistors [9] [10] [11] [12] , photodetectors 13, 14 , photovoltaics 15, 16 and LEDs 17, 18 .
Backward diode 1, [19] [20] [21] is a special type of diode that conducts more efficiently in the reverse direction than in the forward direction, typically due to strong Zener tunneling under reverse bias.
These diodes do not suffer from minority carrier storage induced capacitance as in a diffusion controlled forward biased conventional diode operation. Consequently, backward diodes find widespread applications in high frequency switches, microwave detectors and mixers [22] [23] [24] [25] . The low threshold conduction in the reverse bias is also useful for small peak to peak signal rectification applications. Backward diodes typically provide superior temperature stability, radiation hardness, and 1/ noise performance compared to conventional diodes 26, 27 .
SnSe2, a tin based transition metal dichalcogenide, exhibits a large electron affinity 28 with degenerate n-type doping. On the other hand, WSe2 shows ambipolar behavior 29 where the characteristics can be modulated by gate voltage and contact metal. The band offset between SnSe2
and WSe2 forces a highly staggered type II band alignment [30] [31] [32] . In this work, we exploit this property of the WSe2/SnSe2 heterojunction to demonstrate a backward diode with a large curvature coefficient of ~37 V -1 , coupled with an extremely high reverse rectification ratio of ~2.1 × 10 4 , outperforming previously reported numbers 19, 20, [33] [34] [35] [36] [37] [38] [39] [40] [41] [42] [43] . We also demonstrate an efficient modulation of the rectification ratio by tuning the applied gate voltage, contact metals, and thickness of the WSe2 layer. Finally, we show that the effective current transfer length at the heterointerface of these vertical heterojunctions can be very large encompassing the entire overlap area of WSe2 and SnSe2, avoiding current crowding, which is in sharp contrast to typical metal-2D semiconductor contact interfaces, with small transfer length 44, 45 .
Results and Discussions:
We first study the degree of charge transfer across WSe2/SnSe2 heterojunction owing to the highly staggered type II band alignment ( Figure 1a ) 46, 47 . We employ photoluminescence (PL)
spectroscopy to obtain first-hand information about charge transport processes across the interface 44 . To have an easy optical access to the photoactive WSe2 layer, for the PL experiment,
we make a WSe2-top/SnSe2-bottom heterostructure (see Experimental Section) on a Si wafer In Figure 1c , we show the WSe2 indirect peak PL intensity mapping of the area surrounded by the red dashed lines. We observe almost complete quenching of PL intensity at the junction, compared with the isolated WSe2 portion. Figure 1f shows the corresponding PL spectra of the characterized junction and isolated WSe2 portion. The large conduction band offset of ~1.2 eV at the WSe2/SnSe2 junction as described in Figure 1a suggests efficient transfer of the photo-excited electrons from WSe2 to SnSe2, supporting the WSe2 PL quenching. Interestingly, the PL quenching is not significant when the thickness of the WSe2 flake is increased. For example, the PL spectra for a 30-nm thick WSe2 flake on SnSe2 is shown in Figure 1g . Such thickness dependent PL quenching can be explained from the band bending on the WSe2 side in both the investigated structures. Under equilibrium, to maintain the band offsets at the WSe2/SnSe2 interface and zero field at the top WSe2/air interface, the bands of WSe2 in the depletion region are forced to bend concave downward from WSe2/SnSe2 interface, which is supported by the moderate p-doping in WSe2.
When WSe2 flake is too thin, bands cannot bend steeply in the constrained physical space to reach equilibrium positions as illustrated in the inset of Figure 1f . Here, the photo-excited electrons in
WSe2 get transferred to SnSe2 side because the minimal band bending in WSe2 does not form any barrier. But in the case of thick WSe2 as in the inset of Figure 1g , bands can bend sufficiently, which forms a barrier for the electrons inhibiting their transfer to SnSe2.
Before discussing the electrical transport properties of WSe2/SnSe2 junction, we discuss the individual behaviour of SnSe2 and WSe2 channels using back gated structures, as summarized in Figure 6b as a function of and | |. We achieve an ultra-high ≈ 2.1 × 10 4 at = 0, which outnumbers the reverse rectification ratio of conventional Si, Ge backward diodes by two orders 24, 53 . The characteristics of another device from a different run are shown in Supporting Information S1, showing similar value. The transport mechanism at forward and reverse bias is explained using the band diagrams in Figure 6c -d. Note that, even though the reverse current in D2 under positive gating is not governed by BTBT, the fact that it is a majority carrier drift driven process, facilitates fast device operation, by avoiding diffusion capacitance. In Figure 7a , we benchmark the obtained with backward diode data from literature, by plotting as a function of applied bias. Our device exhibits more than an order of magnitude higher compared with the best reported numbers, encompassing backward diodes based on 1D (nanotube), 2D (vdW materials) and 3D (Si, Ge, III-V) systems. Another unique feature of the reported device is that such a large is maintained even at a very large bias of 1.5 V by suppressing the forward current efficiently, thanks to the large band offset between WSe2 and SnSe2. Curvature coefficient (γ) is another important figure of merit which determines the non-linearity and current sensitivity of a backward diode for detector applications 34, 54 , and is expressed as
We achieve an impressive value of as 37 V -1 for diode D2, which is very close to the theoretical limit of 38.6 V -1 at 300 K for transport mechanism controlled by thermionic barrier. In Figure 7b , we benchmark our device with literature data in a versus chart. Finally, we comment on the transfer efficiency of the current from one layer to another in the WSe2/SnSe2 vertical heterojunction. Such a transfer depends on the relative values of the in-plane and out-of-plane conductivity of each material at the interface 55 . We model the current distribution across the entire structure in Figure 8a using the solution of current continuity equation 56 .
Conductivity values at different points along the -direction are obtained from the corresponding carrier densities of solved poisson equation. The 2D current density distribution, ( , ), is plotted in Figure 8b , depicting how the current flows across the interface. The current density plot
indicates that the transfer of current happens almost uniformly across the entire overlap region of WSe2/SnSe2. This is in stark contrast with a typical metal-2D semiconductor interface, where the effective contact area is limited by so called "transfer length" 44, 57 , and is only about ~100 nm for metal/TMDs interface 45 . This is understood from the fact that the effective overlap length across which the current is transferred from one material to the other depends on the ratio of the in-plane and the out-of-plane resistivity. Each layer of van der Waals materials offers a resistance to the current flow in its plane which is lower than the resistance offered by the out-of-plane vertical interface across the layers. Consequently, current crowding at such heterointerface is avoided. The entire overlap area is thus important for carrier collection and can be used as a device design parameter to control the total current through the diode.
Conclusion:
In conclusion, we demonstrate the highly conducting nature of a gate tunable WSe2/SnSe2 heterojunction under reverse bias which is appealing for high performance backward diode applications. Drift driven reverse current conduction enables high speed diode operation. By efficiently manipulating the current transport mechanism using gating and device parameter optimization, we achieve a superior backward diode with small reverse threshold (~− 0.1 V), sharp reverse turn on, large reverse rectification ratio (2.1 × 10 4 ), almost completely suppressed forward current up to a large bias of 1.5 V, and a high curvature coefficient (37 V -1 ). This opens up interesting avenues for high frequency, low noise, radiation hard electronic circuit applications based on vdW backward diode. Further, it is shown that the vertical current transfer efficiency from one layer to the other at the heterojunction interface has a large transfer length, encompassing the entire physical overlap area of the two vdW materials -a result that would be useful for a wide variety of vdW based vertical heterojunctions.
Experimental Section:
Fabrication and characterization of heterojunction: For PL experiment, we first mechanically exfoliate SnSe2 flake of desired thickness on top of Si/SiO2 substrate. We then exfoliate WSe2 on PDMS sheet and transfer this to a glass slide. Using a micromanipulator, we maneuver the WSe2 flake of interest on PDMS sheet over the SnSe2 flake that is on Si/SiO2 substrate. Then the glass slide with PDMS and substrate are brought close to each other adjusting microscope stage movement in a very slow manner till we observe air release at their interface. At this point, we retract the stage gently to identify a successful formation of SnSe2-bottom/WSe2-top structure. For measuring the electrical characteristics of the back gated heterojunction diode, we swap the WSe2 and SnSe2 layers making a WSe2-bottom/SnSe2-top structure for efficient back gating. Pd/Au (20 nm/50 nm) and Ni/Au (10 nm/50 nm) contacts are patterned by e-beam lithography and deposited with e-beam evaporation technique. All electrical measurements are done using an Agilent B1500
device analyzer keeping the sample chamber pressure less than 10 −5 Torr.
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